

# DESIGN AND FPGA IMPLEMENTATION OF A 2<sup>ND</sup> ORDER ADAPTIVE DELTA SIGMA MODULATOR WITH ONE BIT QUANTIZATION

---

Authors:

*Shahrukh Athar*

*Muhammad Ali Siddiqi*

*Shahid Masud*




# Introduction

- Delta Sigma ( $\Delta\Sigma$ ) modulators are used in the design of:
  - ✓ Analog to Digital Converters (ADC)
  - ✓ Digital to Analog Converters (DAC)
  - ✓ Frequency Synthesizers
  - ✓ Digital Radios
  - ✓ High Accuracy Oscillators
- $\Delta\Sigma$  modulators use the techniques of:
  - ✓ Oversampling
  - ✓ Noise Shaping


# Delta Sigma Modulators (Non-Adaptive)

- Digital  $\Delta\Sigma$  modulators consist of a subtractor, an accumulator and, in most cases, a one bit quantizer.
- The order of the accumulator transfer function determines the order of the modulator.
- Operate on the difference of the input and its predicted value.
- The 2<sup>nd</sup> order  $\Delta\Sigma$  modulator performs better noise shaping due to the characteristics of the accumulator transfer function.
- Demodulation requires only an appropriate low pass filter.

1<sup>st</sup> order  $\Delta\Sigma$  modulator with one bit quantization



2<sup>nd</sup> order  $\Delta\Sigma$  modulator with one bit quantization




# Adaptive $\Delta\Sigma$ Modulator

- The purpose of adaptive  $\Delta\Sigma$  techniques is to enhance the stability and the dynamic range of the  $\Delta\Sigma$  modulators.
- The design of a 1<sup>st</sup> order adaptive  $\Delta\Sigma$  modulator with one bit quantization (ADSM1) has been discussed in [7]. The main features of this modulator are:
  - ✓ An adaptive feedback signal is generated which tracks the input signal.
  - ✓ The adaptive feedback signal is subtracted from the input signal resulting in a difference signal which is in a reduced range.
  - ✓ A 1<sup>st</sup> order  $\Delta\Sigma$  modulator resides within the adaptive  $\Delta\Sigma$  modulator.
  - ✓ The difference signal is given to the internal 1<sup>st</sup> order  $\Delta\Sigma$  modulator.
  - ✓ This results in less quantization noise which translates into a better Signal to Quantization Noise Ratio (SQNR) and an enhanced dynamic range.

# Architecture of the 2<sup>nd</sup> Order Adaptive $\Delta\Sigma$ Modulator with One Bit Quantization (ADSM2)

- ADSM2 was designed by replacing the internal 1<sup>st</sup> order  $\Delta\Sigma$  modulator with a 2<sup>nd</sup> order one.
- ADSM2 consists of two stages:
  - ✓ The *Modulator Stage*
  - ✓ The *Adaptation Stage*




# Architecture of the 2<sup>nd</sup> Order Adaptive $\Delta\Sigma$ Modulator with One Bit Quantization (ADSM2)

- The Adaptation algorithm works on the basis of the output values of the internal 2<sup>nd</sup> order  $\Delta\Sigma$  modulator and has the following characteristics (as reported in [7]):
  - ✓ It is an *instantaneous adaptation algorithm*.
  - ✓ It uses *backward estimation*.
- Changes are made in the adaptive feedback signal based on the changes detected in the input signal power so that it can continue tracking the input signal.
  - ✓ If the internal 2<sup>nd</sup> order  $\Delta\Sigma$  modulator cannot track the signal at its input, then a continuous string of either +1's or -1's appear at its output.
  - ✓ If local density of +1's or -1's exceeds a particular threshold, then the adaptive feedback signal can be changed accordingly.

Sample values			Adaptive Feedback Signal $f(n)$
$w(n)$	$w(n-1)$	$w(n-2)$	
+1	+1	+1	$f(n) = f(n-1) + bq$
-1	-1	-1	$f(n) = f(n-1) - bq$
All other combinations			$f(n) = f(n-1)$


# Hardware Implementation of ADSM2

- The Xilinx System Generator for DSP was used to model and implement the design on to the FPGA.
- It is a system level modeling tool that facilitates FPGA design.
- It has the ability to work at a higher level of abstraction.
- It integrates itself with Simulink in the form of Xilinx Block sets.
- It allows Hardware Emulation and generates the HDL Code of the hardware model.
- The *Hardware Co-Simulation Mode* of the System Generator was used which allowed extensive testing on the FPGA.




# Hardware Implementation of ADSM2

- The implementation model of the ADSM2 as constructed in the Xilinx System Generator for DSP is shown here.



# Signals at various stages of ADSM2

- The input signal  $x(n)$  has a bandwidth of 20 KHz and is composed of five sinusoidal components.
- It is evident that the adaptive feedback signal  $f(n)$  tracks the input signal  $x(n)$  and the difference signal  $d(n)$  is in a reduced range.
- The output signal  $y(n)$  is a multilevel signal despite the fact that the quantizer used is one bit.
- The output signal  $y(n)$  is a better digital representation of the input signal as compared to the traditional  $\Delta\Sigma$  modulator output.




# FPGA Performance Analysis of ADSM2

- The Digilent Inc., Spartan-3E Started Kit was used to implement this work.
- This board has the Xilinx Spartan-3E XC3S500E FPGA device with an on-board clock of 50 MHz.
- Three other  $\Delta\Sigma$  modulators were implemented on the FPGA for comparison purposes. These are:
  - ✓ 1<sup>st</sup> order (non-adaptive)  $\Delta\Sigma$  Modulator (DSM1)
  - ✓ 1<sup>st</sup> order adaptive  $\Delta\Sigma$  Modulator (ADSM1)
  - ✓ 2<sup>nd</sup> order (non-adaptive)  $\Delta\Sigma$  Modulator (DSM2)
- The performance of the four modulators was compared and analyzed in the following ways:
  - ✓ Spectral Analysis of all four modulators
  - ✓ Input Power versus Signal to Quantization Noise Ratio (SQNR) analysis of all four modulators at fixed values of Oversampling Ratio (OSR)
  - ✓ Input Power versus SQNR analysis of ADSM2 at four different OSR values

# Spectral Analysis of ADSM2 in comparison with other modulators (DSM1, ADSM1 and DSM2)


- Noise shaping is evident in all four cases.
- Noise shaping is better in case of 2<sup>nd</sup> order modulators when compared to 1<sup>st</sup> order modulators.
- For DSM2 the band without significant quantization noise components is 0 to 200 KHz.
- For ADSM2 the band without significant quantization noise components is 0 to 300 KHz making it the better of the four modulators under consideration.



# Input Power VS SQNR Analysis

Analysis of all four modulators at an OSR of 512


- Analysis done in the input signal power range of -80 to 20 dBs.
- ADSM2 gives the best results.
- ADSM1 matches ADSM2 only in the input power range of -3.5 to 20 dBs and not elsewhere.
- The adaptive modulators have a larger dynamic range as compared to the non-adaptive modulators.



# Input Power VS SQNR Analysis

Analysis of all four modulators at an OSR of 256


- Trends similar to those seen for the OSR of 512 are seen here as well.
- ADSM2 again gives better results.
- Two dips are seen in the SQNR curve of ADSM2 at the input powers of -28 dB and -18 dB.
- The performance of ADSM2 remains better than or equal to that of other modulators even at these points.



# Input Power VS SQNR Analysis

Analysis of ADSM2 at four different OSR values of 64, 128, 256 & 512

- Like any other modulator, the performance of ADSM2 gets better with higher values of OSR.
- Certain dips are visible in the SQNR curves at lower values of OSR.
- These dips occur in regions where a small portion of the input signal requires change in the adaptive feedback signal.
- Removal of these dips may be regarded as future work.



# Summary of Results

- The 2<sup>nd</sup> order Adaptive  $\Delta\Sigma$  Modulator presented in our work displays the following improvements:
  - ✓ It exhibits better spectral noise shaping as compared to the other modulators.
  - ✓ As compared to the 2<sup>nd</sup> order (non-adaptive)  $\Delta\Sigma$  modulator (DSM2), in an input power range of -80 to 20 dB, ADSM2 exhibits an average SQNR improvement of:
    - ❖ 24.66 dB at an OSR of 512.
    - ❖ 22.11 dB at an OSR of 256.
    - ❖ 16.59 dB at an OSR of 128.
    - ❖ 8.24 dB at an OSR of 64.
  - ✓ ADSM2 exhibits an increased dynamic range of 24 dB when compared to the DSM2.

# Conclusion

- The design and FPGA implementation of a 2<sup>nd</sup> order all-digital Adaptive  $\Delta\Sigma$  Modulator with one bit quantization was presented.
- DSM1, ADSM1 and DSM2 were also implemented on the FPGA to carry out detailed performance analysis.
- It has been found that ADSM2 performs better noise shaping, exhibits an increased dynamic range and gives better SQNR performance when compared to the other modulators.
- Implementation was carried out on a Xilinx Spartan-3E FPGA.
- The high level design tool Xilinx System Generator for DSP was used to emulate and implement ADSM2.
- The Hardware Co-Simulation mode of the System Generator enabled the extensive testing of the ADSM2.

# References

1. G. I. Bourdopoulos, A. Pnevmatikakis, V. Anastassopoulos and T. L. Deliyannis, “Delta-Sigma Modulators: Modeling, Design and Applications,” Imperial College Press, 2003.
2. R. Schreier & G. Temes, “Understanding Delta-Sigma Data Converters,” A John Wiley & Sons Inc., publication, 2005.
3. J. Yu, M. B. Sandler and R. E. Hawken, “Adaptive quantisation for one-bit sigma-delta modulation,” *Circuits, Devices and Systems, IEE Proceedings G* , vol.139, no.1, pp.39-44, Feb 1992.
4. M. C. Ramesh and K. S. Chao, “Sigma delta analog to digital converters with adaptive quantization,” *Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on* , vol.1, no., pp.22-25 vol.1, 3-6 Aug 1997.
5. M. A. Aldajani and A. H. Sayed, “Stability and performance analysis of an adaptive sigma-delta modulator,” *Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on*, vol.48, no.3, pp.233-244, Mar 2001.
6. C. Dunn and M. Sandler, “Adaptive sigma-delta modulation for use in DACs,” *Electronics Letters* , vol.32, no.10, pp.867-868, 9 May 1996.

# References

7. C. M. Zierhofer, “Adaptive sigma-delta modulation with one-bit quantization,” *Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on*, vol.47, no.5, pp.408-415, 2000.
8. C. M. Zierhofer, “Adaptive Delta –Sigma Modulation for Enhanced Input Dynamic Range”, *Advances in Signal Processing, EURASIP Journal on*, vol 2008, Article ID 439203, June 2008.
9. H. Wang, P. V. Brennan and D. Jiang, “FPGA Implementation of Sigma-Delta Modulators in Fractional-N Frequency Synthesis,” *Signals, Circuits and Systems, 2007. ISSCS 2007. International Symposium on* , vol.1, no., pp.1-4, 13-14 July 2007.
10. Y. Song, E. C. Moule and Z. Ignjatovic, “Adaptable digital delta-sigma modulator for multiband frequency synthesizer,” *Circuits and Systems, 2008. MWSCAS 2008. 51st Midwest Symposium on* , vol., no., pp.842-845, 10-13 Aug. 2008.
11. Xilinx System Generator for DSP User Guide, r10.1.1, April 2008.
12. Xilinx XPower Estimator User Guide, UG440 (v4.0), 3 May 2010.

Thank you

Q & A