Implementing Rainbow Tables in High-end FPGAs for Super-fast Password Cracking

Konstantinos Theocharoulis, Charalampos Manifavas, Ioannis Papaefstathiou

Electronic and Computer Engineering Department (ECE), Technical University of Crete, Chania, Greece

IEEE FPL 2010
Presentation Overview

- Motivation
- Rainbow Tables
- Hashing algorithms
- System’s Architecture
- FPGA Implementation
- Experimental Results
- Related Work
- Conclusions
Motivation & Purpose

• One of the most efficient methods for cracking passwords, encrypted by different cryptographic algorithms, is the one based on “rainbow tables”

• The heavy computational load of this algorithm results in extremely large processing times in the range of months!
The most important attack on a block cipher analyzes the mapping of the key to the ciphertext; this mapping is always a one-way function.

If such a cryptographic function has an n-bit result, there are two straightforward methods:

- a) an exhaustive search can be performed over an average of $2^{n-1}$ values until the target is reached,
- b) we can precompute and store $2^n$ input and output pairs in a table and in order to invert a particular value, we just look up the pre-image in the table; in this case the function inverting requires only a single table lookup.

In-between those two solutions lies the Hellman algorithm; the precomputation time of this approach is still in the order of $2^n$, but the memory complexity is $2^{2n/3}$ and the inversion of a single value requires only $2^{2n/3}$ function evaluations.
Rainbow Tables

- In 2003 and more recently in 2008, Oechslin further expanded Hellman’s approach and suggested the “rainbow tables”
- Those tables are utilized in the precomputation task of the algorithm.
  - As listed in Oechslin’s papers “this method combines the advantage of the distinguished point approach (reduced number of memory accesses) with the higher success probability and easier analysis of Hellman’s original method”.
Rainbow Tables (2)

- A rainbow table is a compact representation of related plaintext password sequences (or chains).
- Each chain starts with an initial password, which is processed by a hash function.
- A reduction function is then applied to the resulting hash and the outcome is a different plaintext password.
- This process is repeated for a fixed number of times.
- The initial and final passwords of the chain comprise a rainbow table entry and they are called Starting and End Points respectively.
Rainbow Tables (3)

- Recovering a password using a rainbow table consists of two steps.
  1. First, the password hash is processed by a reduce-hash sequence.
  2. Second, the iteration is repeated starting with this initial password until the original hash is found. The password used at the last iteration is the password being recovered.
Success Rate of Rainbow Tables

\[ P = 1 - \prod_{i=1}^{t} \left(1 - \frac{m_i}{N}\right) \]

\[ m_{n+1} = N \left(1 - e^{-\frac{m_n}{N}}\right) \]

Where \( m_1 = m \) is the memory size in which the tables are stored and \( N \) the size of the search (i.e. password) space.
LMHash

- LM Hash is an encryption/hash algorithm used by Windows. The LM hash is computed as follows:
  1. The password is converted to uppercase.
  2. This password is either null-padded or truncated to 14 bytes.
  3. The “fixed-length” password is split into two 7-byte segments.
  4. These values are used to create two DES keys, one from each 7-byte segment, by converting the seven bytes into a bit stream, and inserting a zero bit after every seven bits. This generates the 64 bits needed for the DES key.
  5. Each of these keys is used to DES-encrypt the constant ASCII string “KGS!@#$%”, resulting in two 8-byte ciphertexts.
  6. The two ciphertexts are concatenated to form a 16-byte value, which is the resulting LM hash.
LMHash High-level overview
MD5

- MD5 was designed by Ron Rivest in 1991
- MD5 processes a variable-length message into a fixed-length output of 128 bits. The input message is broken into 512-bit blocks (sixteen 32-bit little-endian integers); the message is padded so that its length is divisible by 512.
- The main MD5 algorithm operates on a 128-bit state, divided into four 32-bit words, denoted $a$, $b$, $c$, and $d$. These are initialized to certain fixed constants.
- The processing of a message block consists of four similar stages that are called rounds; each round is composed of 16 similar operations based on a non-linear function $F$, modular addition, and left rotation:
  \[
  R_1(b,c,d) = bc + b'd \quad R_2(b,c,d) = bd + c'd'
  \]
  \[
  R_3(b,c,d) = b \text{xor} c \text{xor} d \quad R_4(b,c,d) = c \text{xor} (b + d')
  \]
MD5 High-Level overview
SHA-1
Our Design Choices

- The core of our high end system is the module implementing a single rainbow chain

- For $g_i$, the algorithm can utilize one of the following
  1. permutations (i.e. S-boxes)
  2. xor functions
  3. bit swap functions

  We use xor functions so as to simplify the control unit
Design Choices(2)

- Mask function XOR utilizing a 42 bit counter
- SP is produced in Hardware by a 42-bit counter
- The SP-EP pairs are initially stored in a on-chip memory, for which EPs act as indexes and then a clever DRAM controller puts them off-chip
## Hardware Performance

<table>
<thead>
<tr>
<th></th>
<th>Minimum period</th>
<th>Maximum Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM hash</td>
<td>5.508ns</td>
<td>181.543MHz</td>
</tr>
<tr>
<td>MD5</td>
<td>13.261ns</td>
<td>75.406MHz</td>
</tr>
<tr>
<td>SHA-1</td>
<td>8.715ns</td>
<td>114.744MHz</td>
</tr>
</tbody>
</table>
# Hardware cost

## Single Machine

<table>
<thead>
<tr>
<th>Hash Algorithm</th>
<th>Number of Slice LUTs</th>
<th>Number of Block RAM/FIFO</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM hash</td>
<td>1%</td>
<td>69%</td>
</tr>
<tr>
<td>MD5</td>
<td>1%</td>
<td>69%</td>
</tr>
<tr>
<td>SHA-1</td>
<td>1%</td>
<td>69%</td>
</tr>
</tbody>
</table>

## 64 Parallel Machines

<table>
<thead>
<tr>
<th>Hash Algorithm</th>
<th>Number of Slice LUTs</th>
<th>Number of Block RAM/FIFO</th>
</tr>
</thead>
<tbody>
<tr>
<td>LM hash</td>
<td>70%</td>
<td>69%</td>
</tr>
<tr>
<td>MD5</td>
<td>65%</td>
<td>69%</td>
</tr>
<tr>
<td>SHA-1</td>
<td>67%</td>
<td>69%</td>
</tr>
</tbody>
</table>
### Performance Results of HW and SW

<table>
<thead>
<tr>
<th>Number of chains</th>
<th>Probability of Success</th>
<th>Time for Constructing a single chain Hardware (ns)</th>
<th>Time for Constructing a single chain Software (ns)</th>
<th>Total Time Needed Hardware (seconds)</th>
<th>Total Time Needed Software (seconds)</th>
<th>Speedup of Hardware over Software</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>0.00000056</td>
<td>442</td>
<td>28,966,912</td>
<td>0.03</td>
<td>1.02</td>
<td>35</td>
</tr>
<tr>
<td>1000</td>
<td>0.087</td>
<td>88400</td>
<td>57,933,824,400</td>
<td>6</td>
<td>223</td>
<td>38</td>
</tr>
<tr>
<td>10000</td>
<td>0.14</td>
<td>884,000</td>
<td>57,933,824,000</td>
<td>58</td>
<td>1565</td>
<td>27</td>
</tr>
<tr>
<td>20000</td>
<td>0.53</td>
<td>1,768,000</td>
<td>115,867,648,000</td>
<td>116</td>
<td>5579</td>
<td>48</td>
</tr>
<tr>
<td>100000</td>
<td>0.59</td>
<td>8,840,000</td>
<td>579,338,240,000</td>
<td>579</td>
<td>11239</td>
<td>19</td>
</tr>
</tbody>
</table>

SW : Core2Duo at 2.66GHz (optimized code provided by Rainbow Tables’ inventor
HW : Virtex5-240LX
## Performance of a single hardware engine

<table>
<thead>
<tr>
<th>Number of chains</th>
<th>Length of Chains</th>
<th>Probability of Success</th>
<th>Time for Constructing a single chain (seconds)</th>
<th>Total Time Needed (days)</th>
</tr>
</thead>
<tbody>
<tr>
<td>131072</td>
<td>66,000,000</td>
<td>0.86</td>
<td>5.83</td>
<td>9</td>
</tr>
<tr>
<td>16384</td>
<td>520,000,000</td>
<td>0.86</td>
<td>45.97</td>
<td>9</td>
</tr>
<tr>
<td>32768</td>
<td>265,000,000</td>
<td>0.86</td>
<td>23.42</td>
<td>9</td>
</tr>
<tr>
<td>65536</td>
<td>100,000,000</td>
<td>0.86</td>
<td>8.84</td>
<td>7</td>
</tr>
<tr>
<td>65536</td>
<td>30,000,000</td>
<td>0.36</td>
<td>2.65</td>
<td>2</td>
</tr>
</tbody>
</table>
Performance of Parallel machines

- Optimization
- Parallel

- seconds
- Parallel machines
- 1x, 2x, 4x, 8x, 16x, 32x, 64x

The graph shows the performance of parallel machines over time, with a decrease in seconds as the number of parallel machines increases.
HW vs SW

Compare Software-Hardware (Parallel)

Min

Software Hardware 1 Hardware 32 Hardware 64

SpeedUp

Hardw are 64

Hardw are 32

Hardw are 1
Related Work


Comparison with FPGA-based systems

- Our system is at least 20 times faster than both proposed systems.
  - ✔ 50 times faster than [1]
  - ✔ 20 times faster than [2]

- Our framework can attack passwords hashed with a number of different algorithms, which are not covered by any of the existing systems.
Conclusions

- Our system is the fastest FPGA-based system for attacking passwords hashed with different algorithms.
- Our speedup is triggered by employing high level of parallelism.
- Our system is more than 1000 times faster than the standard software approaches and more than 20 times faster than the similar systems implemented in reconfigurable devices.
Note: It is a proprietary system that will not be used for non-research purposed and it will not be distributed anywhere 😊

Thank you!

Questions?