

2nd Workshop on Fault Diagnosis and Tolerance in Cryptography



Luca Breveglieri¹ and Israel Koren²

**¹Dipartimento di Elettronica e Informazione, Politecnico di
Milano, Milano, ITALY**

**²Department of Electrical & Computer Engineering,
University of Massachusetts, Amherst, USA**

1st Workshop on Fault Diagnosis and Tolerance in Cryptography

Florence, ITALY June 30, 2004

DSN 2004 – Intern'l
Conf.
on Dependable
Systems and Networks



IEEE Transactions on Computers, June 2006
SPECIAL SECTION ON FAULT DIAGNOSIS AND
TOLERANCE IN CRYPTOGRAPHY

<p>9:00 – 09:15</p>	<p>Welcome and Opening Remarks <i>Luca Breveglieri, Politecnico di Milano, Milano, Italy,</i> <i>Israel Koren, University of Massachusetts, Amherst, MA, USA</i></p>
<p>9:15 – 10:25</p>	<p>Session 1: Cryptographic Systems and Fault Attacks – Overview <i>Invited lecture: On Fault Attacks and Trusted Computing,</i> <i>Jean Pierre Seifert.</i> Robust Codes for Fault Attack Resistant Cryptographic Hardware, <i>Konrad Kulikowski, Mark Karpovsky, Alexander Taubin</i></p>
<p>10:25 – 10:45</p>	<p>Coffee break</p>
<p>10:45 – 12:25</p>	<p>Session 2: Attack and Protection Methods of Secret and Public Key 1. Round Reduction Using Faults, <i>Michael Tunstall, Hamid Choukri</i> 2. Sign Change Fault Attacks On Elliptic Curve Cryptosystems, <i>Martin Otto, Johannes Bloemer, Jean Pierre Seifert</i> 3. Robust Finite Field Arithmetic for Fault-Tolerant Public-Key Cryptography, <i>Gunnar Gaubatz, Berk Sunar</i> 4. A Fault Attack on Pairing Based Cryptography, <i>Daniel Page, Fre Vercauteren</i></p>
<p>12:25 – 13:45</p>	<p>Buffet lunch in hotel quadrangle</p>

<p>13:45 – 15.25</p>	<p>Session 3: Evaluation Models for Fault Attacks & Countermeasures</p> <ol style="list-style-type: none"> 1. Cryptographic Key Reliable Lifetimes: Bounding the Risk of Key Exposure in the Presence of Faults, <i>Alfonso De Gregorio</i> 2. An Adversarial Model for Fault Analysis against Low-Cost Cryptographic Devices, <i>Kerstin Lemke, Christof Paar</i> 3. Crypto BIST: A Built-In Self Test Architecture for Crypto Chips, <i>Bo Yang, Ramesh Karri</i> 4. A Comparative Cost / Security Analysis of Fault Attack Countermeasures, <i>Francois-Xavier Standaert, Tal Malkin, Moti Yung</i>
<p>15.25 – 15.45</p>	<p>Coffee Break</p>
<p>15.45 – 17.10</p>	<p>Session 4: Attack and Protection Methods for RSA</p> <ol style="list-style-type: none"> 1. Practical Fault Countermeasures for Chinese Remaindering Based RSA, <i>Marc Joye, Mathieu Ciet</i> 2. Incorporating Error Detection in a RSA Architecture, <i>Paolo Maistri, Luca Breveglieri, Israel Koren</i> 3. Fault-resistant RSA Implementation, <i>Christophe Giraud</i> 4. Injection of Multiple Bit-Flips for Counter Measures Validation, <i>Régis Leveugle, K. Hadjiat, A. Ammari</i>
<p>17.10-17.15</p>	<p>Closing Remarks and Farewell</p>

Program committee:

- **Luca BREVEGLIERI, Politecnico di Milano, Milano, Italy**
- Ø **Joan DAEMEN, STMicroelectronics, Zaventem, Belgium**
- Ø **Christophe GIRAUD, Oberthur Card Systems, Puteaux, France**
- Ø **Shay GUERON, Intel Corporation, Israel, and University of Haifa, Israel**
- Ø **Marc JOYE, Gemplus & CIM-PACA, La Ciotat, France**
- Ø **Mark KARPOVSKY, University of Boston, Boston, Massachusetts, USA**
- Ø **Çetin KAYA KOÇ, Oregon State University, Corvallis, Oregon, USA**
- Ø **Israel KOREN, University of Massachusetts, Amherst, Massachusetts, USA**
- Ø **Régis LEVEUGLE, TIMA Laboratory, Grenoble, France**
- Ø **Ramesh KARRI, Polytechnic University, Brooklyn, New York, USA**
- Ø **David NACCACHE, Sorbonne, Paris**
- Ø **Christof PAAR, University of Ruhr, Bochum, Germany**
- Ø **Jean Pierre SEIFERT, Intel Corp., Oregon, USA**

20 manuscripts submitted

13 papers accepted for presentation

118 participants